Tags

Messy homepage? Tidy here.
Git

Git

NVDLA

博客复更

NVDLA HW Source Code Analysis

nv_small version (Part I)

NVDLA FPGA Mapping Workflow

Part II-Petalinux project

NVDLA FPGA Mapping Workflow

Part I-Vivado project

nv_small

NVDLA HW Source Code Analysis

nv_small version (Part I)

NVDLA FPGA Mapping Workflow

Part II-Petalinux project

NVDLA FPGA Mapping Workflow

Part I-Vivado project

FPGA

NVDLA FPGA Mapping Workflow

Part II-Petalinux project

NVDLA FPGA Mapping Workflow

Part I-Vivado project

Petalinux

NVDLA FPGA Mapping Workflow

Part II-Petalinux project

Devicetree

Device Tree Survey and Summary

LTM

Embedded

Device Tree Survey and Summary

LTM

Chisel

Learning Chisel and Scala

Scala Part II

Learning Chisel and Scala

Scala Part I

Scala

Learning Chisel and Scala

Scala Part II

Learning Chisel and Scala

Scala Part I

Code_Analysis

NVDLA HW Source Code Analysis

nv_small version (Part I)

Blog

致歉

IC Platform

All-In-One Platform for Chip Design

CA/IA

All-In-One Platform for Chip Design

DE

All-In-One Platform for Chip Design

DV

All-In-One Platform for Chip Design

DSE

Design Space Exploration Methods

ESL modeling and simulation

Design Space Exploration Methods

ISA simulation

Design Space Exploration Methods

xPU uArchitecture simulation

Design Space Exploration Methods